

Bottom-up Module Reliability Studies at ASU

Mariana Bertoni, Govindasamy Tamizhmani, Stuart Bowden, Christiana Honsberg

Ira A. Fulton Schools of Engineering, Arizona State University, Tempe, AZ, 85287


Introduction

- 6" Silicon process line for diffused and heterojunction cells
- Bottom-up Evaluation of:
 - Materials
 - Processing steps
 - Encapsulants
 - Lamination




Pilot Lines

- Diffused Junction Cell Line




- HIT Cell Line





- Flexible Silicon Cells

Encapsulated using Fluoropolymer foil
Front-to-front and front-to-back intercon.



Advanced Processing


- Copper, Nickel and Tin plating



(a) IV Bifacial Electroplated Cell, (b) SEM, (c) EL, (d) PL

Lamination

- Standard and Unconventional Modules



- 20% Cells
- 18% Modules
- Suns V_{oc} characterization

Characterization @ PRL

- Indoor Testing


DSC, TGA



Cell QE in a Module



Cell IV in a Module



- Outdoor Testing

Equipment



- Accelerated Testing and Modeling


Walk-in UV chamber

Modeling: ReliaSoft, PvSyst, Minitab, Tableau, SAS, JMP

PID Test station: Module and Cell



PRL Mission



UV weathering

